I. INTRODUCTION The design of integrated circuits at the schematic representation level is a fast tool for analog CMOS circuit designers. However, the physical design of components with complex layout, such as planar inductors, is time-consuming and complicated. In most situations, it is not possible to develop simple mathematical models from Maxwell equations that correspond to the geometry of the device and its electrical characteristics, pushing the designer in a cycle of numerous trial and error attempts.
Inductors are geometrically much larger than integrated resistors and capacitors used in planar technology, being strongly affected by resistive and capacitive effects that cannot be ignored at high frequencies, requiring complex models and time-consuming simulations.
To solve this problem, many researchers have been working to implement simple and efficient electrical equivalent circuit models for planar inductors, to assist RF circuit designers. Some approaches are based on simplified solutions of the Maxwell equations [1] - [2] , others use transmission line models [3] , and others employ equivalent electric circuits using single-π [4] , double-π [5] or T [6] configuration. All these models produce an efficient simulation of the actual behavior of planar inductors. However, they are developed to represent a specific inductor's geometry,
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Cross Inductors on 0.35 μm CMOS Technology manufactured using a given semiconductor technology, or the procedure used to extract the value of the model elements is complicated. Alternatively, the electrical characteristics of the inductor are obtained considering the individual contribution of all its segments, requiring a considerable number of calculations to model the inductor behavior from its geometry.
As a contribution, this paper presents a procedure to develop design equations to express the value of each element of the inductor equivalent circuit model as a function of its geometric dimensions.
The equations are generated by multivariate regression analysis applied to generalized linear models (GLM) [7] based on Design of Experiments (DoE) [8] . The proposed procedure was applied to develop -type equivalent circuit models for spiral and scalable cross inductors on CMOS 0.35 µm technology. The layout of both the modeled inductors and their geometric parameters as shown Fig. 1 . This paper is organized as follows: section II presents the equivalent circuit model and modeled structures; section III presents the modeling methodology and the procedure used for extracting the model parameters of the equivalent circuit used to model inductors, and describes the design equations derived; section IV compares the results obtained from the equivalent circuit model using elements whose value was calculated by design equations for the inductors with the results obtained from electromagnetic simulation of those inductors layout; and finally, the conclusions are presented.
II. EQUIVALENT CIRCUIT MODEL AND MODELED STRUCTURES In this paper, two planar structures with inductive characteristics were modeled and compared: the spiral inductor is shown in Fig. 1(a) , and the scalable cross inductor is shown in Fig. 1(b) . As described next, the geometry of these two types of inductors are very distinct, and mechanisms of mutual coupling among the inductor segments generate different contributions for positive and negative mutual inductances in each inductor type. The same applies for parasitic capacitance and resistance effects present in the structures of the spiral and scalable cross inductors. However, the nine lumped elements of the equivalent electric circuit model used in this paper and the procedures to obtain the model parameters and design equations are general enough to model these two different inductive structures. Fig. 2 shows the nine lumped elements equivalent circuit electric diagram.
In the equivalent circuit shown in Fig. 2 , the inductance of the component is represented by the inductor L S , whereas the other elements of the equivalent circuit represent the parasitic phenomena inherent to the geometry of the structure. Thus, R S is the resistance of the metal segments that make up the structure of the inductor, C S is the capacitance between the metal segments of the inductor. R SUB1 and R SUB2 represent the substrate resistance and are proportional to the area occupied by the metal segments above the substrate. C OX1 and C OX2 are the capacitances between the metal segments of the inductor and the oxide layer. In addition, there is the substrate capacitance, represented by C SUB1 and C SUB2 . These resistances and the capacitances of the substrate are responsible for the modeling of the resistive and capacitive losses that vary with the frequency, respectively. 
A. SPIRAL INDUCTOR
The spiral structure, shown in Fig. 1(a) , is a traditional structure used to build planar inductors.
There is an extensive literature about electrical models for planar inductors [1] - [6] . This structure was included in this paper as a reference to compare the modeling results. In spiral inductor, the electric current flows in the same direction in segments of the same side of the spiral, and in opposite directions in segments of opposite sides. Then, the inductance of spiral structure has three components: self-inductance, positive mutual inductance, and negative mutual inductance. The selfinductance is related to the geometric dimensions of each segment, positive mutual inductance is due to the sum of magnetic fields of segments on the same side of the structure, and negative mutual inductance is due to the sum of magnetic fields of the segments on opposite sides of the structure.
Negative mutual inductance is minimized by drawing the spiral inductor with a gap in the center of the structure, increasing the distance between opposite sides and weakening the contribution of the magnetic field from each segment to those in the opposite side. This design technique increases the area occupied by the inductor. On the other hand, this kind of inductor uses few metal segments, resulting in structures with fewer parasitic effects.
B. SCALABLE CROSS INDUCTOR
The original cross inductor, shown in Fig. 3(a) , was presented in 2007 [9] as an innovative structure having a geometric design that minimizes area consumption on integrated circuit projects. This structure needs three metal layers to its implementation and its segments form two groups: the core and the connection segments. The core is the central part of the structure, where the segments are arranged in two adjacent layers and are disposed at 90-degree angles. Connection segments are placed at 45-degree angles with respect to the core segments, and they are arranged in all three metal layers in such way they carry the current flux minimizing the negative mutual inductance and connecting all core segments.
As the spiral structure, inductance of cross structure is compounded by three parts: self-inductance, positive mutual inductance, and negative mutual inductance, but they behave differently from their peers in spiral structure. Due to its geometry, the current flows in perpendicular directions in the core segments from different metal layers, canceling all negative mutual inductances from each segment to the others, at the same time, the current flux is parallel in core segments from the same metal layer, increasing the positive mutual inductance among those segments. The arrangement of the connection segments defines a current flux in the same direction on opposite sides of the structure, increasing the positive mutual inductance from one connector segment to the others, canceling the most part of the negative mutual inductance among those segments. The 45-degree slope from core segments to connection segments also reduces the negative mutual inductance among those segments. The drawbacks of the original cross structure are the amount of metal needed for its implementation, this increases resistive and parasitic effects, reducing the inductor quality factor [10] .
This structure is not scalable, because its connection segments were done ad-hoc, thus, it is impossible to change the number of core segments in the structure keeping it symmetric. Then, to allow changing the number of core segments keeping the symmetry, these are extended beyond the core edge, as shown in Fig. 3(b) , and stubs are placed at end of each core segment, as Fig. 4(a) shows.
Stubs and core segments are disposed at 45 degrees angles, this does all connection segments straight and easy to draw, allowing algorithmic solution to this updated scalable version of the cross inductor, which is shown in Fig 4(b) . The modeling process employs multivariate regression analysis applied to GLM [7] based on DoE [8] , so it is necessary to design some structures with known dimensions and simulate them, estimating the value of the electric parameters under modeling. In this paper, 45 inductors of each structure were (1) then, the area (A) for a spiral inductor is: (2) and, the area for a scalable cross inductor is: (3) where m in (3) is: (4) In (4), int(x) is the floor function and x%y are the remainder after the division of x by y. Each structure was designed, and its layout simulated using Keysight's ADS.2015.01, and the modeling methodology followed these steps:
• The electromagnetic simulator Momentum/ADS was used to design and simulate the inductors up to frequencies higher than their resonant frequencies, generating two-port S-parameters;
• The Y-parameters of the inductors were obtained from the simulated results and tabulated as a function of frequency;
• The values of the nine lumped elements for equivalent electrical circuit model for the inductor, (Fig. 2) were estimated using the extracting procedure described next;
• Design equations for the elements of the inductor electric circuit model were derived using
Multivariate Regression Analysis and GLM were estimated for all nine lumped elements as a function of geometric dimensions -w, d, n, l and A;
• Inductor models were generated using the design equations and tested by comparing the results of nine lumped elements equivalent circuit simulation to the inductors layout simulation.
A. ELEMENTS VALUE EXTRACTION PROCEDURE
Reference [10] shows that each inductor was simulated over a large frequency band to identify the inductor resonant frequency (f C ) and to obtain the S-parameters for two ports of the inductors for each simulated frequency (f k ). In this paper, all electromagnetic simulations were performed using Keysight's ADS.2015.01 software.
The extraction procedure for the values of all nine elements of the equivalent circuit considers that this circuit has the π-type configuration [11] , as shown in Fig. 5 . The elements of the π-type circuit are the serial admittance, Y S , which connects the two ports and the ports admittances, Y P1 and Y P2 , which, respectively, connect P 1 and P 2 ports to the ground plane. The Y-parameters are calculated from S-parameters [12] , and comparing their definition with π-type circuit produces: In low-frequency range, from DC to 5% f C , all the parasitic capacitances of the inductor equivalent circuit have high impedance and can be neglected. Thus, R S , the resistance of the metal segments that compose the inductor, and L S , the inductor's inductance, are:
As explained, (8) and (9) work just over the low-frequency range, and, N is the amount of simulated data in the range, from DC to 5% f C , and are, respectively, the real and imaginary parts of each value of the inverse of serial admittance. From (8) and (9), C S , the capacitance between the inductor's metal segments, is:
where, in (10), ω r = 2πf C , and f C is the resonant frequency between ports P 1 and P 2 .
Other parasitic effects are extracted from (6), then, , which is the impedance connecting P 1 port to ground plane, is:
In low-frequency range, from DC to 5% f C , R SUB1 and C OX1 can be extracted as (12) and (13), because all terms having multiply by ω = 2πf in (11) can be ignored.
where N is the amount of simulated data in low frequency range, and are, respectively, the real and imaginary parts of each value of impedance connecting P 1 port to ground plane in low-frequency range.
The substrate capacitance, C SUB1 , is estimated from the imaginary part of Y 11 = Y P1 +Y S at P 1 port resonance frequency, f C , which is null, then:
Noting and in (14) , and defining:
Ignoring terms much smaller than 1 in (14) and using (15) , it results [13] :
Estimates of all values of parasitic elements of Y P2 can be done using (7) and applying this procedure -from (8) to (16). The procedure using GLM based on DoE and Multivariate Regression Analysis is an excellent tool to relate the geometric dimensions to the electrical parameters in this case because it can relate any kind of free variables to the output ones. In this paper, the geometric dimensions of inductors -w, d, n, l and A -are free variables and the electrical parameters of nine elements equivalent circuit for inductors -L S , R S , C S , C OX1 , R SUB1 , C SUB1 , C OX2 , R SUB2 and C SUB2 -are output variables.
B. DESIGN EQUATIONS
In few words, DoE [8] is a method to estimate how a group of free variables affects an output variable by a limited number of attempts to discover how this happens. This is possible by a choice of values for free variables that spreads over all possible combinations of them. Each simulated inductor was submitted to the parameters extraction procedure, TABLE II shows a sample of the electrical parameters for the scalable cross inductors from TABLE I. The same procedure was also applied to spiral inductors, preparing similar tables.
All electrical parameters of the inductor equivalent circuit were modeled as output variable by GLM [7] , relating them to the inductors geometrical dimensions, as free variables. The general form of a GLM is:
where ŷ is the output variable estimate, each x i is a free variable or its monotonic transformation and each α i is a regression coefficient calculated by linear least spiral regression method [14] . In this paper, only natural logarithm and inverse functions -ln(x) and 1/x -were choosen as monotonic Applying GLM and multivariate regression analysis to spiral inductors dataset, using built-in functions scripts in R, produced the following set of equations:
and to scalable cross inductors, the set of equations is:
There are many combinations of free variables and their monotonic transformations to model the output variable. Then, multivariate regression analysis, controlled by t-test and analysis of variance for the free variables coefficients, helps to choose a combination of free variables which has statistical significance to estimate the output variable [7] [8]. This explains why some free variables, like distance between segments, d, appear only in few equations, whereas others, like segment width, w, appear in all equations.
Equations (18) to (35) are design equations for spiral and scalable cross inductors in CMOS 0.35 µm technology. However, the procedures used to obtain these equations can be applied to generate design equations for different inductive structures fabricated in other technologies
IV. EXPERIMENT AND RESULTS
The experiment verified the predictive capacity of equations (18) to (35) Comparative results for inductors maximum quality factor, Q, frequency for maximum quality factor, f Q , and inductance for maximum quality factor, L Q , obtained from layout simulations and equivalent circuit simulations for the spiral inductor and for the scalable cross inductor are shown in Fig. 6 shows S parameters obtained from the layout simulation and from the electrical equivalent circuit generated using the design equations for the spiral inductors Ind01 and Ind02, and Fig. 7 presents the same results for the scalable cross inductors used in the test.
The good agreement observed in Fig. 6 and Fig. 7 validate the sets of design equations derived for the spiral and scalable cross inductors. Other results that compare the characteristics of spiral and scalable cross inductors are extracted by a simple nonlinear regression procedure [7] [8] using TABLE I and electromagnetic simulation data. Fig. 8 shows the mean behaviors for maximum quality factor, frequency for maximum quality factor and inductance for maximum quality factor for spiral and scalable cross inductors.
Scalable cross inductors have, on average, 2.3 times smaller maximum quality factor than spiral inductors having the same area, as shown in Fig. 8(a) . The same happens comparing maximum quality factor frequency, which is 1.4 times smaller for scalable cross inductors than spiral ones, as shown in Fig. 8(b) . On the other hand, the inductance for maximum quality factor of the scalable cross inductor is, on average, 1.25 larger than spiral inductors having the same area, as shown in Fig.   8 (c).
These differences are explained by the complexity of scalable cross inductor structure, which uses more metal segments than the spiral inductor, causing an increase on the total resistance and capacitive parasitic effects of the inductor, decreasing maximum quality factor and the frequency where it happens. On the other hand, the scalable cross structure minimizes negatives mutual inductance, resulting in a larger inductance than the spiral inductor with the same area. The design equations derived for spiral and scalable cross inductors have good scalability, allowing estimate inductors features for areas ranging from 3,000 to 650,000 μm 2 .
Scalable cross inductors were compared to spiral inductors, showing larger inductance per area, and a smaller quality factor than typical spiral inductor, and they are an interesting choice for applications
where a large quality factor is not mandatory or having restrictions in the area.
The procedures used to develop the electrical equivalent circuit models and design equations for the scalable cross and spiral inductors were validated and can be applied to other inductive structures and manufacturing technologies.
